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Abstract²Large-scale grid-connected photovoltaic energy 
generation systems are progressing remarkably benefiting from 
the latest developments in solid-state semiconductors technology. 
In such systems, the photovoltaic arrays can be connected 
directly to the medium-voltage grid without employing a bulky 
line-frequency transformer to step up the voltage. Nano-
crystalline cores with a small size and a high permeability 
operating at medium or high frequency can be installed in the 
power conversion stage. Hence, the necessary isolation as well as 
voltage boosting features can be provided.  However, only a few 
power converters allow this type of isolation. This paper proposes 
a new modular converter structure suitable for medium-voltage 
grid connected systems with high-frequency isolation. The output 
voltages of the series-connected modules are added in order to 
provide the necessary voltage boosting. Four different power 
converter topologies with small input capacitors can be used as 
submodules for the presented medium-voltage configuration 
having different advantages and drawbacks. These different 
topologies are analysed in terms of power losses, footprint and 
functionality. To validate the mathematical analysis and the 
computer simulations, a scaled-down 5 kVA three-phase, 1 kV 
prototype is built and tested with four modules for each phase.  
 
Index Terms-- Modular medium-voltage converter, 
photovoltaic power plants, renewable energy systems.  
I.  INTRODUCTION 
ECENTLY, there is a remarkable increase in the 
installed capacity of renewable energy power plants, 
especially photovoltaic systems. The cumulative capacity of 
installed PV system worldwide is estimated to be more than 
500 GW by the end of 2018 [1]. India and China have several 
PV plants with power capacity of more than 50 MW. Other 
projects generating electrical power of more than 300 MW are 
already in service. However, these extremely large-scale 
power plants have to be built on large areas and therefore they 
are convenient in rural areas. The total installed capacity in 
Europe has exceeded 103 GW in 2016 [1]. In the near future, 
it is expected that a huge number of PV power plants will be 
installed in the Middle East and North Africa (MENA) region 
which has excellent conditions for PV power generation 
investments. In Europe, new PV power plants of capacity 
more than 8 GW are installed in 2015 [2].  Accordingly, 
increasing the efficiency and improving the reliability of such 
PV plants becomes more important. In total, PV power shares 
around 5% of the total European power demand [2]. 
To interface these PV systems to the medium/high-voltage 
grids, a large step-up transformer operating at the ac line-
frequency is installed to match the voltage levels, which are 
normally between 6.6kV to 33kV. For example, the 12 kV, 2 
MVA vacuum cast coil dry-type Tier 1 transformer from ABB 
weights 5 tons and has a volume of 11 m3. This adds to the 
total cost, weight and size, let alone the required maintenance 
of the system especially when it is installed in rural distant 
areas.  
The latest developments in semi-conductor power switches 
technology led to the emergence of cascaded modular multi-
level converter (MMC) with large number of submodules 
(SMs) as key players in several applications [3]±[5]. Such 
systems have the advantages of modularity and scalability 
where additional modules can be easily installed if it is 
required to increase the voltage/power levels in the future. 
Also, it is easy to replace a faulted module if it has been 
damaged for any unplanned reason and hence the reliability of 
the system is increased. However, MMC topologies require 
balancing techniques for the different SMs voltages or 
balanced multiple dc supplies have to be used. In addition, the 
conventional half-bridge MMC modules are not able to 
provide fault-ride-through capability for faults at the input 
side, exposing the vulnerable diodes to severe and destructive 
currents [6]. In [7], an MMC topology with H-bridge modules 
is used with multiple PV arrays acting as isolated input dc 
sources proposing important features for medium-voltage 
systems.  As a drawback, the leakage currents flowing through 
the stray capacitance between the PV neutral point and the 
ground form a major risk for the system safety, operation and 
lifetime [8]. For this reason, dc/dc modular structures based on 
small-size High Frequency (HF) isolating transformers are 
proposed to avoid risks and improve the system safety 
conditions. Increasing the switching frequency of the 
converter leads to a significant decrease in the isolating 
transformers sizes, weights, and volumes [8]. In addition, the 
isolating transformer provide a beneficial voltage boosting as 
well as Electro-Magnetic Interference (EMI) mitigation which 
is very critical in these applications [9].  
Inspecting the different topologies of power electronic 
converters in [10] and [11], four buck-boost topologies that 
have the ability to be isolated with HF isolating transformers 
can be found namely, C5 (Cuk), F5, G5 (SEPIC), and P5, see 
Fig. 1. These converters have two principles for energy 
transfer between the input and output sides. For C5, G5, and 
P5, the energy is transferred instantaneously between the 
primary and secondary sides of the transformer without being 
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stored inside it. Consequently, a small transformer core can be 
used. While in F5, the energy is temporarily stored in the 
magnetic core of the transformer and then released after a 
period of time. So, the core volume limits the maximum 
transferred energy which equals ½BH ×Volume [9].  
For the abovementioned buck-boost topologies, the input 
current is continuous and therefore the input filtering 
capacitances are not necessarily large. This allows using 
plastic or film capacitors which have lifetime much longer 
than electrolytic capacitors rated at the same operating 
voltages and currents. The rise of the system operational 
temperature causes a significant reduction in the electrolytic 
capacitors lifetime [9]. Consequently, eliminating electrolytic 
capacitors can significantly improve the reliability of 
converters [12]-[13]. 
This paper presents a new modular converter structure for a 
three-phase medium-voltage PV system based on the HF 
isolated current source buck-boost converters shown in Fig. 1. 
As shown in the block diagram in Fig. 2, the output terminals 
of the modules of each phase are connected in series in order 
to increase the total output voltage and to enable direct grid 
connection. The proposed structure provides the required 
galvanic grid-isolation and voltage boosting. In addition, it 
eliminates the need to bulky line-frequency transformers and 
reduces the required line filters. The magnetic isolation in 
each submodule aids in reducing the common mode and 
voltage imbalance problems in PV modules. Owing to the 
continuous current nature at the input side, the candidates for 
this structure are suitable for Maximum Power Point Tracking 
(MPPT) operation for PV applications without the need to 
install large electrolytic capacitors. Therefore, WKH V\VWHP¶V
reliability can be improved. Unlike the conventional half-
bridge MMC structures, the proposed topology can block dc 
and ac faults at input and output sides respectively. The 
modular and scalable nature of the proposed topology helps in 
reducing the cost and increase the reliability in the perspective 
of large-scale PV applications [14]-[15]. 
 
 
 
(a)  (b)  
 
 
(c)  (d)  
Fig. 1. HF-isolated converters (a) C5, (b) F5, (c) G5, and (d) P5 
 
Fig. 2. Block diagram of the proposed converter 
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The paper explains the basic operation and provides the 
mathematical analysis of the proposed structure. Additionally, 
comparisons between the different possible candidates in 
terms of power losses, voltage/current ripples, stresses, switch 
ratings and total efficiencies are provided. The practical 
feasibility of the proposed structure is assessed with a scaled-
down 5 kVA three-phase, 1 kV prototype using four modules 
for each phase and controlled with TMS320F28335 DSP. 
II.  SYSTEM DESCRIPTION 
For all the selected converter candidates, the modulation 
principle is shown in Fig. 3 and can be described as follows: 
(i) During period ton, where S1 is on and S2 is off, the inductors 
energize while the capacitors discharge. į is the duty ratio as 
ton = įWs while ts is the switching period of the converter.  
(ii) During period toff, where S1 is off and S2 is on, the 
inductors de-energize while the capacitors charge. toff = (1-į)ts. 
The duty ratio value is compared to a saw-tooth carrier signal 
with frequency fs = 1/ts. Hence, vo can be expressed as: 
1o in
v NVGG 
 
(1) 
 
 
Fig. 3. Modulation principle for the converter candidates 
The proposed system in Fig. 2 can operate in two different 
modes of operation. To explain that, two successive 
submodules (SMs) m-1 and m have been selected in Fig. 4a 
where m is an even number. In the first mode (Mode 1), the 
modules are fed from different PV arrays as shown in Fig.4b. 
The SMs output voltages can be written as: 
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if Vm-1 = Vm  and Vdcm-1 = Vdc m so the output voltage is: 
 
sina mo mv V tZ  (3) 
In the second mode of operation (Mode 2), shown in Fig.4c, 
the two successive SMs are fed from the same PV arrays and 
each SM operates for only half cycle without adding the dc 
offset. The equations can be expressed as:  
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(4b) 
Again, if Vm-1 = Vm , the output voltage is: 
sina mo mv V tZ  (5) 
 
 
(a)  (b)  
 
(c)  
Fig. 4. Modes of operations: (a) basic structure, (b) Mode 1, and (c) Mode 2 
 
If the output voltage peaks are equal in the two modes, the 
input PV current (Iinpv m) will be doubled in Mode 2. However, 
the maximum voltage and current stresses across and through 
the switches and the diodes are equal in the two modes.  Due 
to the absence of dc voltages in the SMs, it is expected that 
Mode 2 will have lower losses and better efficiency than 
Mode 1. In this paper, Mode 2 will be analyzed in details and 
then a comparison with Mode 1 will be provided.  
The output voltages and currents can be expressed as: 
sin( )oj m jv V tZ M   (6a) 
sin( )oj m ji I tZ M J    (6b) 
where j represents phase a, b, or c and ĳj = {0, -ҀʌҀʌ}. The 
duty ratio of the SM number µN¶ LQSKDVHµM¶ can be calculated 
from: 
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(7) 
To show the basic operation of the three-phase system, a 
MATLAB/SIMULINK®
 
model is built using the conditions 
and parameters in Table I for the C5 converter. Because the 
system is balanced and all SMs are identical, the first SM in 
phase a has been shown. Fig. 5a shows the simulation results 
for the first PV array current Iinpv1 with the input current of the 
first C5 SM in phase a (Iina1). Because each two successive 
SMs in any phase are connected to the same PV array, the PV 
arrays number is halved. Figs. 5b shows the voltage across the 
primary and secondary capacitors (Vcpa1 and Vcsa1) 
respectively. The output voltages for the first successive two 
SMs in phase a (Va1 and Va2) are shown in Fig. 5c. The three-
phase output current of the system is shown in Fig. 5d. 
Carrier
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TABLE I 
PARASITIC COMPONENT VALUES AND CIRCUIT CONDITIONS 
Parameter Value 
Three-phase output voltage 11 kV 
Output power Po = 1 MW 
Number of modules n = 50 
PV array voltage Vin = 300VDC 
Turns ratio N = 2 
Input and output inductors L1 = L2 = 1 mH 
Primary and secondary sides capacitors  Cp = Cs = 10 µF 
Output capacitor Co =1 µF 
 
As shown in the results in Fig. 5, the PV arrays currents are 
continuous and constant so MPPT can be applied. The voltage 
and current stresses across the elements and the semiconductor 
switches can be reduced by increasing the modules number 
and decreasing the PV arrays voltages.  
 
 
 
(a)  (b)  
 
 
(c)  (d)  
 and inpv1Is: (a) SM. Simulation results of the proposed system using C5 5Fig. 
phase output current-) threed, and (a2Vand  a1V) c(, csa1V and cpa1 V) b(ina1, I 
III.  COMPARISONS BETWEEN CANDIDATES 
This section discusses the parameter selection of the 
different converter candidates and provides comparisons 
between them. The four possible candidates have differences 
regarding their input/output ripples, passive elements stresses 
and the transformer core size as stated earlier. However, all 
candidates have the same semiconductors stresses (voltages 
and currents) at the same operating conditions.  
A.  Parameters Selection and Comparison 
Assuming short switching periods (ts) for C5 converter, the 
currents and voltages can be considered linear as in Fig. 6. 
Averaging the circuit of C5 SM along the periods ton and toff 
yields: 
max
1
1 1
in s
mL L
V tL
I x
G  (8a) 
max
2
2
.
in s
m L
V tL N
I x
G  (8b) 
where xL1 and xL2 are the maximum allowable current ripple 
factor for L1 and L2 currents respectively. 
1( ) 2( )
1 2
1
L peak L peak
L L
mL m
I I
x and x
I I
' '   (9) 
 
Fig. 6.  C5 (ûXN)  operation during one sample period ts 
  
In practice, these factors are usually selected as 10% of the 
peak current values. Similarly, the capacitor of the SM can be 
expressed as: 
max m s
p
in cp
I t TC
V x
G  (10a) 
max m s
s
in cs
I tC
NV x
G  (10b) 
where xcp and xcs are the maximum allowable voltage ripple 
factor for Cp and Cs currents respectively. 
( ) ( )p sc peak c peak
cp cs
in m
V V
x and x
V V
' '   (11) 
The output capacitance Co is responsible for improving the 
Total Harmonic Distortion (THD) by providing additional 
filtering to IL2 and reduce the ripples in the output current Io 
and can be selected according to: 
2
m s
o
m o
I tC
V xS 
 (12) 
where xo is the maximum output current ripple: 
( )
2( )
o peak
o
L peak
I
x
I
' '
 (13) 
Table II lists the formulas for selecting the parameters of other 
candidate converters. The passive elements are usually 
selected to keep the currents and voltages of the passive 
elements under 10% and to keep the THD of the output 
current below 5%. Also, the input current ripples should be 
kept low as possible to enable a proper operation of the MPPT 
controller and hence maximum power can be harvested from 
the PV arrays [16].  Figs. 7, 8 and 9 show the simulation 
results for the proposed three-phase system with the other SM 
candidates. Since the three phases are identical and balanced, 
the currents and voltages of the first SM in phase a are only 
shown. Fig. 10a shows a comparison between the required 
capacitances for different candidate SMs. Fig. 10b shows the 
total inductance required for the different SMs. It is obvious 
that although the P5-based system requires the highest 
capacitance values, it requires the lowest inductances. So, it is 
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controversy to interpret that as an indicator for SMs sizes. The 
maximum stored energy in a SM can be calculated from (14).  
TABLE II 
PARASITIC COMPONENT FORMULAS 
SM type Element Formula Ripple factor 
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(a)  (b)  
 
 
(c)  (d)  
 inpv1Is: (a) SM5 F. Simulation results of the proposed system using 7Fig. 
phase output current-) threed, and (a2Vand  a1V) c(, ina1cV) b(ina1, I and 
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k
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ª º « »¬ ¼¦  (14) 
Table III lists the maximum value of the stresses on each 
passive element. Fig. 11 is generated by substituting these 
maximum values in (14) to show the different estimated sizes 
of the different SMs. The C5 SM stores the lowest energy and 
therefore is expected to have the smallest size and volume. 
 
 
(a)  (b)  
 
 
(c)  (d)  
Fig. 8. Simulation results of the proposed system using G5 SMs: (a) 
, and (d) output currenta2Vand  a1V(c) , csa1V and cpa1 V(b) ina1, Iand  inpv1I 
 
 
 
(a)  (b)  
 
 
(c)  (d)  
 
 
(e)  (f)  
Fig. 9. Simulation results of the proposed system using P5 SMs: (a) 
 a1V(e)  L3a1Iand  L2a1I, and (d) 1csaVand  1cpaV(c) , cina1V(b) ina1, Iand  inpv1I
phase output current-threeand (f) , a2Vand  
 
 
 
(a) (b) 
Fig. 10. Passive elements in candidate SMs: (a) Capacitance and (b) inductance  
On the other hand, F5 SM stores the highest energy and hence 
it will have the largest size. A further discussion about the 
practicality, advantages and disadvantages of different SMs 
will be carried out in Section VII.  
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TABLE III 
STRESSES ON PASSIVE ELEMENTS   
SM type Element V/I Formula Maximum Value 
C5 
Cp vcp inV  inV  
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i NGG
 m
m
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m
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 m
m
in
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Cp vcp 0 0 
L3 iL2 io Im 
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Fig. 11. Total Stored Energy Comparison 
B.  Semiconductors power losses 
By operating in Mode 2, stated earlier, the four SM 
candidates have the same current and voltage through and 
across them. Devices S1 and D2 are conducting current in one 
half cycle while they are off in the other one. Devices S2 and 
D1 are always off and they are required only in Mode 1. The 
currents through these devices are shown in Fig. 12.  
 
 
(a) S1 ± D1 (b) D2 ± S2 
Fig. 12.  Semiconductor devices currents in Mode 2 
The devices conduction power loss in one SM can be 
expressed as [17]: 
1 2SM cond s cond D condP P P     (15a) 
where 
2
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(15b) 
where Is1_rms and ID2_rms are the rms currents through S1 and D2, 
currents Is1_avg and ID2_avg are the average currents, Ron and RF 
are the on-state and forward resistances of S1 and D2 devices, 
vco, vF are the collector±emitter and forward voltage drops of 
S1 and D2 respectively. From Fig. 12, the rms currents can be 
calculated as: 
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Similarly, the average currents can be calculated as: 
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(19) 
Assuming balanced three-phase system, the total devices 
conduction power loss can be calculated from: 
1 23 ( )sys cond s cond D condP n P P     (20) 
The switching power can be estimated as [18] 
1 ( )
2
in s avg
SM sw on off
V I
P T T    (21) 
where Ton and Toff are the turn-on time and turn-off time of the 
switch S1. Similarly, the total switching power losses in the 
three-phase system can be calculated from: 
3sys sw SM swP n P   (22) 
C.  Inductors power losses 
The formulas describing the current through the inductor of 
each candidate converter are listed in Table III. For C5 as an 
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example, the current through L1 can be expressed as: 
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If r1 is the internal resistance of L1, the power loss can be 
estimated from: 
2 2
2
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V
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Similarly, the current in L2 is: 
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And the power loss in L2: 
2
2
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m
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For inductor currents with formula of        , as iL2 in F5, the 
power loss and rms current can be expressed as: 
2 2 2
2
2 2 2 22 2 2
cos 1 1 cos( )
8 16 4
m m
L L rms
in
V IP i r r
V N N N
J J
S    
 (27) 
The inductors losses in any converter can be estimated from 
(24), (26), and (27) as all SM currents are following these 
three formulas, see Table III. Fig. 13a shows the power losses 
plots for the different SMs while Fig. 13b shows the total 
efficiency of the SMs according to the previous analysis.  
 
 
(a) (b) 
Fig. 13. (a) Power losses in switches and inductors and (b) total efficiency  
IV.  EXPERIMENTAL RESULTS FOR MODE 2 
To show the operation of the proposed structure, a scaled-
down 5 kVA three-phase, 1 kV prototype is built with four 
modules and controlled with TMS320F28335 DSP. The 
experimental setup is shown in Fig. 14. The SMs are built with 
changeable terminals to enable testing different converter 
candidates using the same configuration. Table IV shows the 
circuit parameters for the setup. Figs. 15 to 18 show the results 
of the proposed three-phase system under an open-loop 
operation and considering the small mismatches between the 
different passive elements in each SM. The results can be 
compared to the computer simulations in section III.  
V.  A COMPARISON BETWEEN MODE 1 AND MODE 2 
Examining Mode 1 in a similar way, the devices currents can 
be shown as in Fig. 19. For S1 and D1 (the input side devices), 
each device is conducting in one half cycle period. For S1, the 
rms current Is1_rms can be calculated from: 
2
2
1 2
2 ( )(3 cos 2 ) (2 cos 2 )
8 6 32
m m in m m in m
s rms
in
V I NV V V NV VI
V
J J
S
   ª º  « »¬ ¼
 (28) 
 
 
Fig. 14. Experimental setup 
 
 
 
(a)  (b)  
 
 
(c)  (d)  
Fig. 15.   Experimental results of the C5-based system: (a) input currents 
IRU WKH 60D DQG 60D E PLGGOH FDSDFLWRUV¶ YROWDJHV RI 60D F
output voltages of SM1a and SM2a, and (d) output three-phase currents 
 
 
 
(a)  (b)  
 
 
(c)  (d)  
Fig. 16.   Experimental results of the F5-based system: (a) input currents for 
the SM1a and SM2a, (b) input capacitor (Cin) voltage and secondary 
inductor current (L2) of SM1a, (c) output voltages of SM1a and SM2a, and 
(d) output three-phase currents 
 
The rms value for the diode current ID1 can be calculated from: 
1
1 o
iG
 8 
2 2
2
1 2
(2 ) ( )(3 cos 2 ) (2 cos 2 )
4 6 32
m m in m m m m in m
D rms
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V
J J
S
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(29) 
TABLE IV 
CIRCUIT PARAMETERS OF EXPERIMENTAL SETUP 
Parameter Value 
R.M.S output voltage 1 kV 
Output power Po = 3 kW 
Number of modules n = 4 
Input DC voltage Vin = 100VDC 
7XUQV¶UDWLR N = 3 
Switching frequency  25 kHz 
Semiconductor switch (IGBT) IRG4PC50FPbF (600V, 70A) 
Diode FFSH40120ADN (1200V, 40A) 
Output load ȍ 
 
 
  
(a)  (b)  
 
 
(c)  (d)  
Fig. 17.   Experimental results of the G5-based system: (a) input currents for 
the SM1a and SM2a, (b) PLGGOH FDSDFLWRUV¶ YROWDJHV RI 60D, (c) output 
voltages of SM1a and SM2a, and (d) output three-phase currents 
The average values of Is1 and ID1 can be expressed as: 
1
cos 4( )
8
m m
s avg
in
I VI
V
J S
S
  (30) 
1
cos ( )
8
m dc m
D avg
in
I V VI
V
J
S  
 
(31) 
Similarly, the rms and average values of the output side 
devices (S2 and D2) can be calculated from: 
2
2
2
(3 cos 2 )
4 12
m in dc m
s rms
in
I NV V VI
V N N
J
S
 ª º « »¬ ¼
 (32) 
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II I JS   
 (34) 
The total semiconductor conduction losses can be calculated 
from: 
1 1 2 2SM cond s cond D cond s cond D condP P P P P         (35) 
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(a)  (b)  
  
(c)  (d)  
Fig. 18.   Experimental results of the P5-based system: (a) input currents for 
WKH 60D DQG 60D E PLGGOH FDSDFLWRUV¶ YROWDJHV RI 60D F RXWSXW
voltages of SM1a and SM2a, and (d) output three-phase currents 
 
 
 
 
(a) S1 ± D1 (b) S2 ± D2 
Fig. 19.  Semiconductor devices currents in Mode 1 
 
  
 
The currents through different inductors have three different 
formulas as listed in Table III. 
The three formulas are: (i) 
1 1L o
i i NGG  , (ii) iL2 = io and (iii) 
3 1
o
L
ii G 
. 
The rms values for these formulas can be expressed as: 
2 2 2 2
2
1_ 2 2
(2 cos 2 )
2 32
dc m m m
L rms
in in
V I V Ii
V V
J   (36a) 
2 2 2 2
2
2_ 2 2 2 2
( ) (2 cos 2 )
2 32
in dc m m m
L rms
in in
NV V I V Ii
N V N V
J    (36b) 
2
2
3_ 2
m
L rms
Ii   (36c) 
Because the system is balanced and identical, the total power 
losses in the inductors can be calculated by multiplying the 
power losses in the submodule by 3n. 
Comparing the devices and inductor power losses, it can be 
deduced that the power losses of the submodules operating in 
Mode 1 are higher when compared with Mode 2. The 
experimental comparison of the system under the two modes 
is shown in Fig. 20. The losses breakdown of each converter 
are shown in Fig. 21. On the other hand, the input module 
current is halved in Mode 1 and therefore it may be desirable 
when it is required to reduce the dc current of the PV arrays. 
The selection process of the most suitable converter candidate 
depends on the system conditions as well as its desired 
performance. 7KH V\VWHP¶VSHUIRUPDQFH FDQEH PHDVXUHG E\
IRXUPDLQDVSHFWV L WRWDOHIILFLHQF\ LL V\VWHP¶VUHOLDELOLW\
(iii) total size, and (iv) number of passive element. 
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Fig. 20. Total efficiencies of the different candidates in Mode 1 and Mode 2 
 
 
 
(a)  (b)  
  
(c)  (d)  
Fig. 21. Losses breakdown: (a) C5, (b) G5, P5, and (d) F5 
 
The total efficiency can be measured from the total losses of 
each candidate while the reliability of the system is directly 
proportional with reducing the maximum stresses of the 
semiconductor devices as well as the electrolytic capacitors in 
the system. The total size of the system can be sensed by 
calculating the stored energy inside the passive elements. 
From the previous analyses and results, the selection process 
will depend on the nominal input voltage from the PV arrays 
as well as the number of the modules. For the system in Table 
I as an example, the PV arrays at the input side are connected 
to provide a nominal voltage of 300V to the terminals of each 
of the 50 modules. From the efficiency analysis in Fig. 13b, it 
can be deduced that the best candidate in terms of the total 
efficiency is F5, followed by C5, G5 and finally P5. 
Considering the reliability of the different candidates in the 
second place, it can be found that the total required 
capacitances as well as the maximum stresses of the 
semiconductor devices are very similar at 300V input voltage, 
see Fig. 10. Then, it can be seen from Fig. 11 that F5 has the 
largest size followed by G5, C5 and then P5. However, P5 
converter has the highest number of passive elements, 
followed by C5, G5 and then F5. For these reasons, it can be 
deduced that C5 converter is the best compromise at the 
decided conditions and criteria. However, this choice will be 
different if the nominal arrays voltages have been changed or 
the design priorities are different. For example, if the size is 
not an important criterion for the designer.   
VI.  PERFORMANCE OF THE PROPOSED TOPOLOGY 
DURING PARTIAL SHADING 
This section describes the general performance for the 
SURSRVHG V\VWHP¶V RSHUDWLRQ GXULQJ SDUWLDO VKDGLQJ RI 39
arrays and the basic methodology for the MPPT controller. 
Assuming that the system is operating in Mode 1 and 
connected to the grid via three-phase lines of per-phase 
impedance z =  r+XL, the output currents can be expressed as: 
/ 2 sin( ) sin( )( )
sin( )
m m j g j
oj
L
m j
n V V t V t
i t
r jX
I t
Z T M Z M
Z J M
ª º    ¬ ¼ 
  
 
(37) 
where Vg, Vm, Im are the peak values of the ac grid voltage, 
submodules ac output voltage, and system output current 
respectively. șand Ȗ are the phase-shift angles of submodule 
ac voltages and the output currents respectively while j 
represents phase a, b, or c and ĳj = {0, -ҀʌҀʌ` 
Neglecting the power loss in the cable resistances, the total 
output power of the system is calculated from: 
3 cos( )3 cos( )
4 2
g mm m
total
V InV IP
JT J |  (38) 
In normal operation, the unshaded modules power can be 
expresses as: 
mod_
3 cos( )
4
m m
u in in
V IP V I T J |  (39) 
The system reference voltages and currents are calculated 
from solving equations (37), (38) and (39), hence the system 
can track the maximum power point. 
 
 
(a) (b) 
Fig. 22. I_V and P_V characteristics of the PV arrays: (a) unshaded, shaded 
Fig. 22a shows the I±V and P±V characteristics of the 
unshaded PV arrays during normal conditions. During partial 
shading, the reference values of the grid current and modules 
output voltages can be adjusted to harvest the maximum 
available power from the system. To explain that briefly, a 
case where k modules of the system are shaded while other 
modules (n-k) are unshaded. Fig. 22b shows the I±V and P±V 
characteristics of the shaded PV arrays. It should be noted that 
the characteristics of the PV arrays change with their type, 
number of series/parallel cells inside each array. However, 
there will always be global and local peaks as shown in Fig. 
22b. In this case, the new output currents can be calculated as: 
_ _
/ 2 sin( )
( ) / 2 sin( ) sin( )
( )
sin( )
m sh m sh sh j
m m j g j
oj
L
m j
k V V t
n k V V t V t
i t
r jX
I t
Z T M
Z T M Z M
Z J M
ª ºª º   ¬ ¼« »« »ª º     ¬ ¼¬ ¼c  
c  
 
(40) 
where Vm_sh is the peak value of the shaded submodule output 
voltage, I`m is the new peak value of the output currents, and 
șsh is the phase angle of the shaded modules ac voltages. The 
shaded modules power can be calculated from: 
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_
mod_ _ _
3 cos( )
4
m sh m sh
sh in sh in sh
V I
P V I
T Jc  |  (41) 
The new total system power can be calculated from: 
_
3( ) cos( ) 3 cos( ) 3 cos( )
4 2
m m m sh m sh g m
total
n k V I kV I V I
P
T J T J Jc c c   c  |  (42) 
The system new reference voltages and currents are calculated 
from solving equations (40), (41) and (42) in order to track the 
maximum available power points for unshaded and shaded 
modules.  
 
 
 
(a) (b) 
 
 
(c) (d) 
 
(e) 
Fig. 23. Experimental results for C5 system in Mode 1 during partial 
shading: (a) input voltage and current of Module 1 (unshaded), (b) input 
voltage and current of Module 1 (shaded), (c) Module 1 output voltages, (d) 
Module 2 output voltages, and (e) output three-phase currents 
 
Fig. 23 shows the experimental results of C5-based three-
phase inverter, operating in Mode 1, to mimic the case when 
two of the four modules are shaded at a shading time (tsh). In 
the normal unshaded condition, the system is connected to the 
grid and generates 3 kW evenly shared by the four modules 
per phase. So, each SM generates 250W and each three-phase 
module generates 750W. The peak of the three-phase voltage 
at the point of common coupling is Vg = 311V while the input 
voltage is 100V. At the shading conditions, the generated 
power of the lower two modules drops to 25%. Figs 23a and 
23b show the input currents and voltages in module 1 and 
module 3.  Fig 23c and d show the output voltages of module 
 DQG PRGXOH  7KH V\VWHP¶V RXWSXW WKUHH-phase current is 
shown in Fig. 23e. In this case, the controller changed the 
UHIHUHQFH YDOXHV RI WKH PRGXOHV¶ YROWDJHV DQG KHQFH WKH
output currents, in order to keep the two unshaded modules 
unchanged and deliver the maximum available power from the 
other two shaded modules. 
VII.  DISCUSSION 
According to the aforementioned theoretical analysis, 
computer simulations and experimental results, the following 
points can be deduced: 
x The devices of the SMs are operating in only one half cycle 
in Mode 2 and therefore the semiconductor and copper losses 
are lower when compared with Mode 1. However, the input 
PV array currents are doubled in Mode 2 which requires more 
PV arrays to be connected in parallel at the input side.  
x The total capacitance required in the SMs increases 
significantly whHQ WKH LQSXW YROWDJH 39 DUUD\V¶ YROWDJH
decreases. To satisfy the same voltage/current ripples 
requirements, P5 SM should have the highest capacitance 
values while the C5 SM should have the lowest.  
x On the other hand, the total inductance required in the SMs 
increases with the input dc voltage. C5 SM has the highest 
inductance value while the P5 module has the lowest. 
x Considering the energy in the SMs, P5 stores the lowest 
amount inside the transformer core and passive elements and 
hence the transformer core will have the smallest volume. F5 
SM has the highest stored energy while C5 and G5 are close 
to each other. Although the P5 SM has the smallest volume, it 
requires more passive elements than the other modules, 
especially F5. So, there is a trade-off between the number of 
elements and the total SM size.  
x P5 SM has two primary and secondary side capacitors (Cp 
and Cs) having almost zero average voltage, see Fig. 9 and 
Table III. Consequently, these capacitors can be very small 
and cheap when compared with the C5 and G5 SMs. 
x The voltages, currents and switching pattern of the 
semiconductor devices are the same for all SMs. For this 
reason, the switching and conducting losses are the same for 
each Mode of operation. 
x The C5-based system has the best efficiency when the input 
voltage is moderate, see Fig. 13 and Fig. 20. However, when 
the input voltage increases F5-based system offers the best 
efficiency. Generally, all candidates have an optimum point 
versus the input voltage and SMs number. After this point, 
the efficiency of the system decreases.  
x The total power losses increase significantly when the input 
dc voltage and the SMs number are low. This occurs because 
WKHGHYLFHVDQGWKHLQGXFWRUV¶FXUUHQWVEHFRPHYHU\KLJK 
x The best suitable converter depends on the input PV arrays 
voltages as well as the number of modules. It can be sensed 
from the previous analyses and results that C5 is the best 
choice when the input voltage is low while F5 is better when 
the input voltage increases to very high limits.  
x Although the theoretical analysis illustrates that F5-based 
system has the best efficiency at higher input voltages, it 
necessitates for a bigger transformer core with more core 
losses in practice. However, these transformer core losses are 
low when compared with the semiconductor and inductor 
losses.  
x Because Mode 1 has balanced voltage and current 
waveforms, it is easier to be controlled with the classical dqo 
frame controllers [19].   
 11 
VIII.  CONCLUSION 
This paper presents a new modular energy conversion 
system for medium-voltage PV applications. The proposed 
system has two different modes of operations. Different four 
candidates, able to be isolated with high-frequency 
transformer cores, were proposed and analyzed in terms of 
voltage/current ripples, sizes, volumes, and power losses. The 
proposed system offers the required modularity and enables 
cost and size reduction. The proposed system is able to operate 
under partial shading of some or all of the input PV arrays by 
changing the SMs duty ratios if the controller has the 
information about the PV arrays characteristics in advance. 
The controller design and the appropriate MPPT system are 
yet to be considered in further future publications. 
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